# Introduction to Integrated Delay and Phase-Locked Loops and Applications

16/20 May 2007, Padova, Italy

Paulo Moreira CERN – Geneva, Switzerland

Paulo.Moreira@cern.ch

http://paulo.moreira.free.fr/microelectronics/padova/padova.htm

# Outline • Introduction - Early 'history' - DLLs and PLLs what are they? - Making sure we understand each other • Delay-Locked Loops • DLL Applications • Phase-Locked Loops • PLL Applications

This 'chapter' is a very brief and general introduction to the concepts of Delay-Locked Loop and Phase-Locked Loop. These will be reviewed and expanded later.

It starts with a very brief 'historical' overview and then moves to some very general concepts on those devices. Finally the question of phase as the signal for a DLL/PLL is addressed. This is perhaps a very trivial concept to the experienced engineer but is often quite 'confusing' for the newcomer. We try to dissipate any doubts straight from the start.

## Early PLL History

- 1922 & 1927 First studies on oscillator synchronization:
  - E. V. Appleton. "Automatic synchronization of triode oscillators, part iii." Proc. Cambridge Phil. Soc., tome 21, pp. 231–248. 1922
  - B. van der Pol. "Forced oscillators in a circuit with non-linear resistance. (reception with reactive triode)." Phil. Mag., tome 3, pp. 64–80, 1927
- 1932 The first publication on the PLL concept:
  - H. de Bellescise, "La Réception Synchrone", Onde Electrique, vol 11, June 1932, pp. 230-240
- 1932 A team of British scientists develops the homodyne (synchrodyne) detection:
  - The signal is mixed with that of a local oscillator having the same frequency as the carrier
  - The technique was devised to eliminate the tuned stages of the superheterodyne
  - The early name was Automatic Frequency Control
- 1943 The concept is applied in TV receivers to the synchronization of the vertical and horizontal scan (Wendt & Fredendall)
- 1970 First integrated Phase-Locked Loops
  - 1968 Hans Camenzind proposed the idea to Signetics
  - 1970 two Signetics products:
    - · Graham Rigby and Alan Grebene:
      - Circuit based on an emitter-coupled oscillator
    - · Hans Camenzind:
      - "The 565 came out three months later and is still being manufactured"
  - This development allowed the "explosion" of the applications of phase-locked loops
  - It is very likely that you have at least one in your pocket

Paulo.Moreira@cern.ch

Introduction

3

### The first integrated PLL

Below an excerpt form correspondence with Hans Camenzind:

"In 1967 I was on the U.S. East Coast with a small research lab doing IC design. I wanted to design tuned circuits (e.g. for a radio) but felt that the approach everybody was working on had no chance. I didn't think it was sufficient to find a replacement for the inductor (a capacitor in a "gyrator") since tuned circuits always need to be very accurate and no trimming or tuning was then possible on an IC.

I thought that perhaps that someone had in the past come up with an alternate approach, which turned out to be more expensive with discrete components but might be better suited for ICs. I spent a few days at the MIT library and found an old issue (about 1934) of the Proceedings of the IRE, which described a thing called a phase-locked loop. I went back to the lab, tried it and wrote up the idea in my first book (Circuit Design for Integrated Electronics, Addison-Wesley, 1968).

Armed with my book, I interviewed with Signetics in 1968 and convinced them to let me develop a PLL IC. I shared an office with Alan Grebene, who joined me in this effort. We also had the help of Graham Rigby, an Australian who was doing post-doctoral work at Berkeley.

Graham Rigby came up with a circuit based on an emitter-coupled oscillator. It was fast, but had an inherent and pronounced temperature coefficient. I didn't think that was the way to go and started to work on a circuit which was somewhat slower but inherently stable with frequency, the 565.

Alan Grebene took over Rigby's design, devised a crude temperature compensation scheme and rushed it to market in 1970 (I don't remember the product number, it didn't last very long). The 565 came out three months later and is still being manufactured."

Hans Camenzind, 2006

### What are DLLs and PLLs?

- For those of you that don't know the meaning of these two groups of three letters:
  - DLL → Delay-Locked Loop
  - PLL → Phase-Locked Loop
- Let's try to be more specific:
  - DLLs are negative feedback control systems that try to adjust the <u>propagation</u> delay of an internal circuit so that it matches the period of a reference signal.
  - PLLs are negative feedback control systems that try to adjust the <u>oscillation</u> <u>frequency and phase</u> of an internal oscillator so that they match the frequency and phase of a reference signal.
- These look like pointless operations!
  - The 'secret' is that:
    - DLLs track the 'average' period of the reference signal
    - PLLs track the 'average' phase (and frequency) of the reference signal
- We will spend some time trying to make these statements clear.

# DLL/PLL = Control System

## DLLs and PLLs are control systems:

- Intrinsically:
  - DLLs are first order systems
  - PLLs are second order systems
- In practice due to the chosen architecture or the practical implementation:
  - DLLs might become second order
  - PLLs might become third (or higher) order
- It is necessary to ensure that:
  - They are stable
  - The <u>transient response is optimal</u>
- Since PLLs and DLLs are control systems, standard control theory applies
- The quantity being controlled is not a position, velocity, temperature..., but:
  - The propagation delay in the case of a DLL
  - The oscillator phase and frequency in the case of a PLL

# Linear / Non-linear?

- DLLs and PLLs are non-linear systems
- However, under certain conditions they can be considered linear and most of the theory is usually developed under that assumption
- We will look both at cases were a linear approximation can be used and cases were the systems has to be considered as non-linear

Paulo.Moreira@cern.ch

Introduction

6

# Why to study DLLs and PLLs?

- These circuits are becoming almost ubiquitous in electronic system:
  - From TV, passing through GSM, microprocessors... and down to memories
- The widespread use of these circuits is mainly due to monolithic integration:
  - Discrete implementations require a relatively high component count making them an expensive part of the system
  - Nowadays, due to the scale and integration potential of VLSI technologies these components are of modest complexity and represent only a small fraction of the system cost
- An engineer must thus be familiar with the basic concepts if he/she:
  - Wants to use it as a 'black box';
  - Needs to specify one;
  - Needs to design one for a specific application.

# **Applications**


The range of applications is large. Here are some of the most important:

- Delay-Locked Loops:
  - Clock phase adjustment in clock domains of microprocessors
  - Sub-gate delay timing adjustment circuits
  - Multiple clock phase generators
  - Time-to-Digital (TDC) converters
- Phase-Locked Loops:
  - Jitter reduction
  - Skew suppression
  - Frequency synthesis
  - Clock recovery
  - Phase demodulation
  - Frequency demodulation
  - ..
- We will discuss in detail some of these applications

Paulo.Moreira@cern.ch

Introduction


8




### Frequency & Frequency

Before proceeding it is necessary to clarify a point that often gets quite confusing when discussing PLLs – these are the several "frequency" terms introduced along the discussion of the operation principles.

The DLL and PLL input and output signals are periodic (or almost periodic) signals which can be characterized by an average frequency. These signals can be as well described by the evolution of their phase in time. The phase is a time domain function which can be equally well described in the frequency domain (Fourier and Laplace transforms). This "phase description of the signal" is indeed the most convenient description for PLL analysis since these devices are phase sensitive.



In principle DLLs and PLLs are sensitive to phase only. Some times, depending on the type of the phase detector, they are also sensitive to the signal amplitude. This is however an undesirable feature and, as a rule, should be minimized or, if possible, eliminated altogether.



The figure above tries to clarify this. Suppose that  $s(t) = rect(\Phi(t))$  represents the output of a noisy oscillator. This oscillator behaves like a noiseless one but its output has zero crossings displaced from the ideal instants. From the point of view of a PLL the signal s(t) can be completely described by the evolution of its phase with time:  $\Phi(t)$ . This time function approaches a straight line but deviates from it due to the presence of noise (the bigger the noise levels the bigger the deviation). The phase function is equally well described in the frequency domain by its Fourier transform,  $\Phi(t) = F[\Phi(t)]$ . If such a signal is feed to a PLL, its internal oscillator is going to be forced to run with the same average frequency and average phase as s(t). The phase difference between the input and the PLL signals will be the noise component of the input signal, that is  $\Phi_{noise}(t)$  or, what is equivalent,  $\Phi_{noise}(t)$ . If the phase transfer function of the PLL  $H_{\Phi}(t)$  is known, its response to the noise component can be easily calculated.

# Summarizing

### We are "only" interested in the Phase

- PLLs and DLLs lock to "periodic" signals;
- In general these signals have both time dependent amplitude and phase;
- PLLs and DLLs are sensitive to the signal's phase (and not amplitude);
- Since the phase is **the** signal we can look at it both in:
  - The time domain;
  - The frequency domain.
- The <u>phase signal</u> has both:
  - A time domain representation  $\phi(t)$
  - A frequency domain representation  $\varphi(f)$  ,  $\varphi(\omega)$  or Laplace transform  $\varphi(s)$
- Example: consider a PLL locked to a 1 GHz jittery clock signal:
  - The average frequency of the reference signal is 1 GHz;
  - Its VCO is working at an average frequency of 1 GHz;
  - This PLL might have, e. g., a 10 MHz signal bandwidth only;
  - This means that any spectral content of the phase noise that is above 10 MHz will be low-pass filtered by the PLL phase transfer function.